

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

THIS PAGE BLANK (USPTO)

(12) UK Patent Application (19) GB (11) 2 349 555 (13) A

(43) Date of A Publication 01.11.2000

(21) Application No 9909827.9

(22) Date of Filing 29.04.1999

(71) Applicant(s)

Roke Manor Research Limited
(Incorporated in the United Kingdom)
Roke Manor Research, Old Salisbury Lane, ROMSEY,
Hampshire, SO51 0ZN, United Kingdom

(72) Inventor(s)

Anthony Peter Hulbert
Peter Chambers

(74) Agent and/or Address for Service

Derek Allen
Siemens Group Services Limited, Intellectual
Property Department, Siemens House, Oldbury,
BRACKNELL, Berkshire, RG12 8FZ, United Kingdom

(51) INT CL⁷

H04L 7/00 // H04B 1/707

(52) UK CL (Edition R)

H4P PDCSL
U1S S2202 S2204

(56) Documents Cited

US 5659573 A US 5590160 A US 5029181 A

(58) Field of Search

UK CL (Edition Q) H4P PDCSL PDCSS PDRP PDRX
PEV PSB
INT CL⁶ H04B , H04L
Online: WPI, JAPIO, EPODOC

(54) Abstract Title

Delay lock loops

(57) Described herein is a method and apparatus for providing improved delay lock loops. In Code Division Multiple Access (CDMA) systems using orthogonal codes, the energy values measured at the 'Early' and 'Late' positions respectively increase and decrease as the timing moves from the 'Prompt' position to these positions due to the degree of orthogonality of other codes present in the signal. By despreading the 'Early' and 'Late' signals with respect to an 'Absent Code', taken from the set of orthogonal codes for the CDMA system, which is never transmitted, an improved loop is provided. An 'Early-Late' data lock loop (100) comprises a 'Wanted Code' generator (36) for providing a first code for despreading a 'Prompt' signal (44) derived from an input data signal (40), and an 'Absent Code' generator (110) for providing a second code for despreading 'Early' and 'Late' signals (42, 46). The despread signals (48', 50, 52') are fed to respective accumulation units (22, 24, 26), and energy values for the 'Early' and 'Late' signals are fed to energy measuring units (28, 30). Outputs (60', 62') from the energy measuring units (28, 30) are compared in comparator (32') to provide a timing error signal (64') for controlling an interpolator (38) receiving the input data signal (40). In a modification (fig.3 not shown), the early, late signals are additionally despread by the wanted code signals.




Fig.2

At least one drawing originally filed was informal and the print reproduced here is taken from a later filed formal copy.

This print takes account of replacement documents submitted after the date of filing to enable the application to comply with the formal requirements of the Patents Rules 1995

GB 2 349 555 A






Fig.1





IMPROVEMENTS IN OR RELATING TO DELAY LOCK LOOPS

The present invention relates to improvements in or relating to delay lock loops, and is more particularly, although not exclusively concerned with
5 delay lock loops for use in a mobile telecommunications system.

In a digital demodulator, it is a requirement to align the sample timing of the received data symbols to coincide with the peaks of the responses. This provides the maximum 'eye' opening and therefore the optimum performance. In a direct sequence spread spectrum receiver, this can be done
10 using a so-called 'Early-Late' delay lock loop.

An 'Early-Late' delay lock loop operates by measuring the despread energy at positions either side of a nominally 'Prompt' position. A distance of $\pm 1/2$ chip is most frequently adopted for measuring these despread energy values. Ideally, when the timing is accurate, these energy values will be
15 equal. When the timing moves towards, say, the 'Late' position, the energy value measured here will increase and the energy value at the 'Early' position will decrease. The difference between these two energy values gives rise to a classical 'S' curve.

Whilst the above approach is suitable for most spread spectrum
20 systems, in a Code Division Multiple Access (CDMA) system using orthogonal codes, problems can arise. In such a CDMA system using orthogonal codes, the energy values measured at the 'Early' and 'Late' positions do not consist only of the signal or, indeed, of signal plus noise. There is also a component from the orthogonal codes which at $\pm 1/2$ chip
25 away will not be orthogonal to the wanted code sequence. The degree of orthogonality loss will be a direct function of the timing offset. As the timing moves towards the 'Late' position, the energy value here will decrease reflecting the fact that the interfering codes are becoming more orthogonal.

Conversely, the energy value in the 'Early' position will increase, reflecting the fact that interfering codes there are becoming less orthogonal. This effect is in direct opposition to the normal effect discussed above which is utilised.

Furthermore, under certain conditions, which can easily arise for
5 mobile terminals close to a base station in a telecommunications system, these effects may cancel out completely – eliminating the 'S' curve or even inverting it.

It is therefore an object of the present invention to provide an arrangement in which one particular code is chosen as a basis for despread-
10 ing which overcomes the problems mentioned above.

In accordance with one aspect of the present invention, there is provided a method of deriving a timing error signal from one or more processed correlations of an 'Absent Code' taken from a set of orthogonal codes for a code division multiple access system.

15 In accordance with another aspect of the present invention, there is provided a method of providing timing error signal from a received data signal, the method comprising the steps of:-

receiving a data signal;

forming 'Early' and 'Late' signals from the received data signal;

20 despread the 'Early' and 'Late' signals using at least one generated code;

accumulating the despread 'Early' and 'Late' signals;

measuring despread energy values for the 'Early' and 'Late' signals;

and

25 comparing the measured despread energy values to provide a timing error correction signal;

characterised in that the method further comprises the step of despread the 'Early' and 'Late' signals with an 'Absent Code', taken from

a set of orthogonal codes for a code division multiple access system, which is never transmitted.

The method further comprises despreading the 'Early' and 'Late' signals with the 'Wanted Code'; accumulating the despread signals;

- 5 measuring the despread energy values for these signals; for the 'Early' and 'Late' signals, comparing the despread signals produced using the 'Wanted Code' and the 'Absent Code' to provide the timing error correction signal.

In a preferred embodiment, the despread signals produced for the 'Early' signals using the 'Wanted Code' and the 'Absent Code' are compared
10 to produce an 'Early' error signal, and the despread signals produced for 'Late' signals using the 'Wanted Code' and the 'Absent Code' are compared to produce a 'Late' error signal, the 'Early' and 'Late' error signals being compared to provide the timing error correction signal.

In accordance with a further aspect of the present invention, there is
15 provided apparatus for providing a timing error signal from a received data signal, the apparatus comprising:-

means for receiving a data signal;

means for forming 'Early' and 'Late' signals from the received data
signal;

20 generating means for generating at least one code;

despreading means for despreading the 'Early' and 'Late' signals
using said least one generated code;

accumulation means for accumulating the despread 'Early' and 'Late'
signals;

25 measuring means for measuring despread energy values for the
'Early' and 'Late' signals; and

comparison means for comparing the measured despread energy
values to provide a timing error correction signal;

characterised in that the means for generating said at least one code comprises first means for generating a 'Wanted Code' and second means for generating an 'Absent Code', taken from the set of orthogonal codes for a code division multiple access system, which is never transmitted, and in that
5 the despreading means despreads the 'Early' and 'Late' signals with the 'Absent Code'.

The apparatus further comprises means for despreading the 'Early' and 'Late' signals with the 'Wanted Code'; accumulation means for accumulating the despread signals; measuring means for measuring the
10 despread energy values for these signals; and for the 'Early' and 'Late' signals, comparison means for comparing the despread signals produced using the 'Wanted Code' and the 'Absent Code' to provide the timing error correction signal.

In a preferred embodiment of the present invention, the comparison
15 means comprises first comparison means for comparing the 'Early' signals despread using the 'Wanted Code' and the 'Absent Code' to produce an 'Early' error signal, second comparison means for comparing the 'Late' signals despread using the 'Wanted Code' and the 'Absent Code' to produce a 'Late' error signal, and third comparison means for comparing the 'Early'
20 and 'Late' error signals to provide the timing error correction signal.

The terms 'Early' and 'Late' are well known terms in the art and no further explanation need be given here.

The term 'Wanted Code' refers to the code which is to be extracted from a signal, and the term 'Absent Code' refers to a code which forms part
25 of the set of orthogonal codes for a CDMA system is never transmitted.

For a better understanding of the present invention, reference will now be made, by way of example only, to the accompanying drawings in which:-

Figure 1 illustrates a conventional 'Early-Late' data lock loop;

Figure 2 illustrates one embodiment of an 'Early-Late' data lock loop in accordance with the present invention; and

Figure 3 illustrates a second embodiment of an 'Early-Late' data lock loop in accordance with the present invention.

Referring initially to Figure 1, a conventional 'Early-Late' data lock loop 10 is shown. The loop 10 comprises a filter 12, a three-stage shift register 14, three combining units 16, 18, 20, three accumulation units 22, 24, 26, a pair of energy measuring units 28, 30, a comparator 32, a loop filter 34, a 'Wanted Code' generator 36, and an interpolator 38. As shown, the filter 12 is connected to receive an input signal 40 comprising a complex baseband signal which is sampled twice per chip and filtered prior to being fed through the interpolator 38. The interpolator 38 has its timing controlled by the loop 10. After being fed through to the interpolator 38 from the filter 12, the signal is then fed to the three-stage shift register 14 which provides samples 42, 44, 46 which are nominally, 'Early', 'Prompt' and 'Late' with respect to the correct timing. These three signals 42, 44, 46 are independently despread in units 16, 18, 20 by multiplication by the 'Wanted Code' produced by generator 36 as shown. Despread signals 48, 50, 52 are then fed to accumulation units 22, 24, 26 respectively. The accumulated outputs 54, 56 for 'Early' and 'Late' values respectively are fed to energy measuring units 28, 30 respectively where the energy is computed by taking the modulus squared. Accumulated output 58 corresponding to the 'Prompt' value is fed out directly. Energy output signals 60, 62 are then fed to a comparator 32 where they are subtracted to produce a timing error signal 64 which has zero mean when the error is zero. This timing error signal 64 is fed to a loop filter 34, the output 66 of which controls the interpolator 38.

In accordance with the present invention, there is one particular code which is never transmitted and this code is used as the basis for the despreading of the signals for the 'Early' and 'Late' positions. In this way, only the components of orthogonal interference will influence the resultant
5 'S' curve. Thus the 'S' curve will always be inverted. This can be compensated by reversing the connections on the comparator 32. An 'Early-Late' data lock loop 100 in accordance with one embodiment of the present invention is illustrated in Figure 2. Figure 2 is similar to Figure 1 and identical components are similarly referenced.

10 The data lock loop 100 shown in Figure 2 has an additional code generator 110 which generates the 'Absent Code' which is never transmitted. In this embodiment, the 'Wanted Code' generator 36 is connected to unit 18, which receives the 'Prompt' signal 44, for despreading. The 'Absent Code' generator 110 is connected to units 16, 20, which respectively receive the
15 'Early' and 'Late' signals 42, 46, for despreading. Despread signals 48', 50, 52' are fed to respective accumulation units 22, 24, 26 as before and the energy values for the 'Early' and 'Late' are determined in energy measuring units 28, 30. Signal 58 from accumulation unit 24 is output directly, and signals 60', 62' from the energy units 28, 30 are fed to comparator 32' where
20 the inputs are inverted to provide timing error signal 64'. As before timing error signal 64' is filtered by loop filter 34 to provide control signal 66' for interpolator 38.

In the embodiment described with reference to Figure 2, use is made only of the effects of the orthogonal interference. In a second embodiment of
25 the present invention, the correlation of the 'Absent Code' can be used to generate energy values corresponding to the effects of varying loss of orthogonality. These energy values can then be subtracted from correlations of the 'Wanted Code' only - leaving only the effect due to the 'Wanted

Code'. This is illustrated in Figure 3. Components described above with reference to Figures 1 and 2 are similarly referenced.

5 In Figure 3, a data lock loop 200 is shown where further units 210, 212 are provided connected to receive respective signals 42, 46 and the 'Wanted Code' from generator 36 to produce despread signals 214, 216 respectively. Despread signals 214, 216 are fed to accumulation units 218, 220 and then to respective energy measuring units 222, 224. As shown, energy value 60' from unit 28 and energy value 226 from unit 222 are fed to a comparator 230 which provides an output signal 232. Energy value 62' 10 from unit 30 and energy value 228 from unit 224 are fed to comparator 32' which provides an output signal 234. Output signals 232, 234 are then fed to a further comparator 236 which provides timing error signal 64" for interpolator 38 via loop filter 34.

15 Although the present invention has been described with reference to specific implementations of timing error detection using the 'Absent Code' correlation, it will readily be appreciated that other implementations of timing error detection may also make use of the 'Absent Code' correlation.

CLAIMS:

1. A method of deriving a timing error signal from one or more processed correlations of an 'Absent Code'.
2. A method of providing a timing error signal from a received data signal, the method comprising the steps of:-
 - receiving a data signal;
 - forming 'Early' and 'Late' signals from the received data signal;
 - despreading the 'Early' and 'Late' signals using at least one generated code;
 - accumulating the despread 'Early' and 'Late' signals;
 - measuring despread energy values for the 'Early' and 'Late' signals;
 - and
 - comparing the measured despread energy values to provide a timing error correction signal for the interpolator;
 - characterised in that the method further comprises the step of despreading the 'Early' and 'Late' signals with an 'Absent Code', taken from the set of orthogonal codes for a code division multiple access system, which is never transmitted.
3. A method according to claim 2, further comprising despreading the 'Early' and 'Late' signals with the 'Wanted Code'; accumulating the despread signals; measuring the despread energy values for these signals; for the 'Early' and 'Late' signals, comparing the despread signals produced using the 'Wanted Code' and the 'Absent Code' to provide the timing error correction signal.

4. A method according to claim 3, wherein the despread signals produced for the 'Early' signals using the 'Wanted Code' and the 'Absent Code' are compared to produce an 'Early' error signal, and the despread signals produced for 'Late' signals using the 'Wanted Code' and the 'Absent Code' are compared to produce a 'Late' error signal, the 'Early' and 'Late' error signals being compared to provide the timing error correction signal.

5. Apparatus for providing a timing error signal from a received data signal, the apparatus comprising:-

- means for receiving a data signal;
 - means for forming 'Early' and 'Late' signals from the received data signal;
 - generating means for generating at least one code;
 - despreading means for despreading the 'Early' and 'Late' signals using said least one generated code;
 - accumulation means for accumulating the despread 'Early' and 'Late' signals;
 - measuring means for measuring despread energy values for the 'Early' and 'Late' signals; and
 - comparison means for comparing the measured despread energy values to provide a timing error correction signal;
- characterised in that the means for generating said at least one code comprises first means for generating a 'Wanted Code' and second means for generating an 'Absent Code', taken from the set of orthogonal codes in a code division multiple access system, which is never transmitted, and in that the despreading means despreads the 'Early' and 'Late' signals with the 'Absent Code'.

6. Apparatus according to claim 5, further comprising means for despreading the 'Early' and 'Late' signals with the 'Wanted Code'; accumulation means for accumulating the despread signals; measuring means for measuring the despread energy values for these signals; and for the 'Early' and 'Late' signals, comparison means for comparing the despread signals produced using the 'Wanted Code' and the 'Absent Code' to provide the timing error correction signal.
7. A method according to claim 6, wherein the comparison means comprises first comparison means for comparing the 'Early' signals despread using the 'Wanted Code' and the 'Absent Code' to produce an 'Early' error signal, second comparison means for comparing the 'Late' signals despread using the 'Wanted Code' and the 'Absent Code' to produce a 'Late' error signal, and third comparison means for comparing the 'Early' and 'Late' error signals to provide the timing error correction signal.
8. A method substantially as hereinbefore described with reference to Figures 2 and 3 of the accompanying drawings.
9. Apparatus substantially as hereinbefore described with reference to Figures 2 and 3 of the accompanying drawings.



INVESTOR IN PEOPLE

Application No: GB 9909827.9
Claims searched: 2-9

Examiner: Mr. Sat Satkurunath
Date of search: 25 October 1999

Patents Act 1977 Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK CI (Ed.Q): H4P: PDCSL, PEV, PSB, PDCSS, PDRP, PDRX

Int CI (Ed.6): H04B, H04L

Other: Online: WPI, JAPIO, EPODOC

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
A	US 5659573 BRUCKERT - see especially figure 6	2, 5
A	US 5590160 OSTMAN - see especially figure 12	2, 5
A	US 5029181 ENDO - see especially figure 1	2, 5

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art.
Y	Document indicating lack of inventive step if combined with one or more other documents of same category.	P	Document published on or after the declared priority date but before the filing date of this invention.
&	Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application.

THIS PAGE BLANK (USPTO)